N

Description

Method for generating a trigger signal according to the current differential protection principle and current differential protection arrangement

WAY 2 8 DOOL WHEN STRANGER

5

15

The invention relates to a method for generating a trigger signal according to the current differential protection principle in the case of a fault on a section electrical power supply system, in differential current values are monitored with regard to exceeding a predetermined lower limit value differential current (differential current limit value) and also with regard to exceeding stabilization current values weighted with a characteristic curve factor, and the trigger signal is generated if positive results of two instances of monitoring are present simultaneously.

20 A method of this type is disclosed in the German patent specification DE 44 36 254 C1. In this known method, current transformers are used to detect currents at the ends of a section of an electrical power supply system which is to be monitored with regard to the occurrence of 25 an internal fault. In the known method, the currents means of transformers obtained by the current converted, in a measured value preprocessing device, into root-mean-square-value-proportional measurement quantities, with which differential and stabilization 30 current values are obtained. In order to detect a fault on the section of a power supply system that is to be monitored, differential current values are monitored with regard to exceeding a predetermined lower limit value of (differential the differential current current limit value) and with regard to exceeding stabilization current 35 values weighted with a characteristic curve factor; the

trigger signal is generated if positive results of the two instances of monitoring are present simultaneously. In the known method, special precautions have to be taken to quard against incorrect triggering on account of saturation phenomena in the current transformers. This is 5 circumstances, because, under certain current transformers transform the measured values completely satisfactorily only for in each case a limited short time span of each period, because they enter into saturation in the case of relatively large current values. As a 10 of result the saturation phenomena in the current transformers, intrinsically external faults with regard the section to be monitored may mistakenly classified as internal faults, which can then lead to undesirable triggering. In order to prevent that, in the 15 method according to the current differential protection principle, care is taken to ensure that the outputting of a trigger signal is blocked after external fault has been ascertained in the state unsaturated current transformers. In this case, 20 blocking is not performed for a fixedly predetermined time, but rather is effected for a predetermined time duration starting from an instant which depends on the respective conditions. After this time duration elapsed, the known method can then respond again to an 25 internal fault.

The invention is based on the object of proposing a method for generating a trigger signal according to the current differential protection principle which can be used to generate a trigger signal rapidly and reliably in the case of an internal fault - whilst avoiding incorrect triggering in the case of external faults with transformer saturation.

30

5

10

15

20

In order to achieve this object, in the case of a method of the type specified in the introduction, according to the invention, the differential current values and the stabilization current values are calculated instantaneous values of the currents detected at electrical power supply system, and a first measurement quantity, which is proportional to the differential quotient of the stabilization current with respect to time, is formed and checked in an evaluation operation to determine whether this first measurement quantity exceeds a predetermined limit value of the differential quotient differential current with the respect (differential current quotient limit value); furthermore, a second measurement quantity, which is proportional to the differential quotient of the differential current with respect to time, is formed and checked in a further evaluation operation to determine whether the second measurement quantity exceeds the differential current quotient limit value, and the trigger signal is generated if the two evaluation operations produce positive results at the same time as the two instances of monitoring.

An essential advantage of the method according to the invention is seen in the fact that, in the first place, the computational complexity can be kept comparatively 25 low by virtue of the processing of instantaneous values of the currents detected on the electrical power supply system. This is also fostered by the fact that evaluation operations proceed relatively simply in the method according to the invention, with the result that 30 overall the computational complexity is comparatively low. On the other hand, with the method according to the invention, there is the advantageous possibility of performing the computation operations at comparatively short intervals, without having to use a relatively large 35 data processing device.

In in ac 5 fu in

In order to preclude, with particularly high certainty, incorrect triggering in the case of external faults with accompanying saturation of the current transformers, in a further configuration of the method according to the invention, a check is made to determine whether the first measurement quantity is greater than the second measurement quantity, and, if appropriate, the trigger signal is generated.

10

15

20

25

30

35

Furthermore, in order to further increase the reliability of the method according to the invention, it has proved to be advantageous if a check is made to determine whether the second measurement quantity exceeds the first measurement quantity weighted with the characteristic curve factor, and, if appropriate, the trigger signal is generated.

In order, in the method according to the invention, prevent an apparent fault location outside the section from being identified on account of impedance differences in the supplies in the case of a fault on the section of the electrical power supply system that is monitored, in a further advantageous embodiment of the method according to the invention, the smallest value of the stabilization current is determined in each case in a time range in which the first measurement quantity becomes less than zero, and its largest value determined in each case in a time range in which the first measurement quantity becomes greater than zero, and a check is made to determine whether the stabilization current is greater than KMIN times the smallest value of the stabilization current, where 1 < KMIN < $\sqrt{2}$, and 0.5 value of the largest value, and, if times the appropriate, the trigger signal is generated.

In an advantageous embodiment of the method according to the invention, the trigger signal is generated if the evaluation operations and the instances of monitoring have yielded positive results Ns times in succession, where Ns is freely selectable. As a result, it is possible to effect high-speed triggering if Ns is chosen to be very small, e.g. Ns = 1 or Ns = 2.

If high-speed triggering cannot be achieved with the method according to the invention, then it is advantageous that, in the absence of Ns results, the trigger signal is generated when at least the instances of monitoring have produced positive results Nz times, where Ns << Nz.

15

20

In the method according to the invention, in order to avoid incorrect triggering, it is furthermore regarded as advantageous if, in the absence of a trigger signal, an inhibit signal is generated if the internal measurement quantity is greater than the limit value of furthermore the this quantity, second measurement quantity is less than the instantaneous value - weighted with the k factor - of the first measurement quantity and, at the same time, the instantaneous value of the stabilization current is greater than a limit value, a first reweighted limit value, a second reweighted limit value, and a comparison value calculated as mean value from previous values.

30 invention furthermore relates to differential protection arrangement for a section of an electrical power supply system having a measured value preprocessing device, in which respective differential current values and stabilization current respectively assigned thereto are formed continuously 35 from currents detected at the ends of the section, having 10

15

20

25

30

an evaluation device connected downstream of the measured value preprocessing device, in which evaluation device the differential current is checked to determine whether it exceeds a predetermined differential current limit value, and having a logic circuit, which, on the input side, is connected to the evaluation device and has an output for outputting a trigger signal. Such a current differential protection arrangement is described in the German patent specification DE 44 36 254 Cl, which was already dealt with in the introduction.

In order, with such a current differential protection arrangement, to be able to obtain trigger signals rapidly and reliably in the case of an internal fault on the section of an electrical power supply system that is to be monitored, according to the invention, the measured value preprocessing device is designed in such a way that it generates differential current instantaneous values stabilization current instantaneous limit value stage is furthermore, а first arranged of first differentiator, downstream a stabilization current instantaneous values are applied, limit value stage is also connected to a which differential current quotient limit value transmitter on the input side; also a second limit value stage arranged downstream of a second differentiator, to which differential current instantaneous values are applied, which limit value stage is also connected differential current quotient transmitter on the input side, and the logic circuit is arranged downstream of the limit value stages and generates the trigger signal when output signals of the limit value stages are present.

Further advantageous configurations of this current differential protection arrangement emerge from claims 9 should be pointed out 35 where it that construction of the differential current protection arrangement according to the invention is expediently effected overall by means of a data processing device.

For the further explanation of the method according to the invention and of the current differential protection arrangement according to the invention,

Figure 1 represents a block diagram for describing the sequence of an exemplary embodiment of the method according to the invention, and

10 Figure 2 represents an embodiment of a logic circuit of the block diagram in accordance with Figure 1.

Figure 1 shows a section E of a power supply system N, which section is to be monitored for faults and is bounded by current transformers W1 and W2. By means of the current transformers W1 and W2, secondary currents il and i2 which are proportional to the currents through the primary windings of said transformers are obtained and are fed to a measured value preprocessing device MV with evaluation device AW arranged downstream.

20

15

Said measured value preprocessing device MV contains, inter alia, low-pass filters which eliminate changes in the currents il and i2 which are caused for example by external electromagnetic influencing. Furthermore, differential current instantaneous values id are formed in the measured value preprocessing device MV in accordance with equation (1) below.

$$id = |\Sigma(i1, i2)| \tag{1}$$

30

25

Stabilization current instantaneous values is are also generated in the measured value preprocessing device MV in accordance with equation (2) below.

35 is=
$$\Sigma$$
|i1||i2|

According to the theory, through consideration of the is, a fault-free section E can currents id and inferred if the differential current id is zero; a fault on the section E is given when the differential current id has exactly the same magnitude as the stabilization current is. In practice, however, the conditions complicated because, considerably more during the detection of the secondary currents i1 i2. measurement errors occur as a result of the use of the current transformers W1 and W2. These measurement errors are particularly large when the current transformers W1 and W2 enter into saturation, which may be the case when there is a short circuit in the power supply system N with accompanying short-circuit currents.

15

10

5

In practice, therefore, it is assumed in the case of a fault on the section E that then

$$id > idg$$
 (5)

20

$$id > K \cdot is$$
 (6)

this case, idq denotes a limit value differential current id. K designates a characteristic curve factor whose magnitude, in a known manner, lies 25 between zero and 1. This characteristic curve factor K takes account of the fact that measurement errors during the detection of the currents i1 and i2 can become larger with increasing current on the section E and that normal 30 load currents flowing via the section E can be superposed on the fault current and differential impedances of connected lines can bring about phase differences. Under the customary operating conditions of the power supplies, adequate stability of a current differential protection arrangement working with these criteria can be achieved 35 if the differential current limit value idg and the

characteristic curve factor K are set high enough; however, it must be taken into account that a satisfactory sensitivity for the application must be ensured by setting these quantities low enough.

5

10

15

20

35

the exemplary embodiment according to Figure In equations (5) and (6) are taken into account by virtue of the fact that a comparison arrangement VA1 of evaluation device AW is connected by an input to output Al of the measured value preprocessing device MV, said output carrying differential current instantaneous values id; the comparison arrangement VA1 is connected by its other input to a limit value transmitter Glq, which, at its output, outputs a measurement quantity proportional to the differential current limit value igd. Moreover, a further comparison arrangement connected by one of its inputs to the output A1 of the measured value preprocessing device MV; a further input the said further comparison arrangement connected to a further output A2 of the measured value device MV via a weighting preprocessing stage stabilization current instantaneous values is occur at said output A2.

25 equation (5) is satisfied, then the comparison arrangement VA1 outputs an actuation signal to an input El of a logic circuit L arranged downstream of the evaluation device AW. If equation (6) is satisfied, then further comparison arrangement VA2 supplies an 30 actuation signal to an input E2 of the logic circuit L.

In the exemplary embodiment illustrated, the logic circuit L, whose function will be described in detail below, does not already generate a trigger signal A when actuation signals of the comparison arrangements VA1 and VA2 are present at the two inputs E1 and E2, rather

further conditions - described in more detail below - must also be met for the outputting of the trigger signal A.

5 order to check the further conditions, a differentiator DS is connected to the further output A2 of the measured value preprocessing device MV, differentiator generates, at its output, a first measurement quantity isd, which is proportional to the 10 differential quotient of the stabilization current with respect to time. This first measurement quantity isd is fed to one input of a first limit value stage Gs, whose other input is connected to a differential current quotient limit value transmitter G1. Said transmitter G1 prescribes a limit value of the differential quotient of 15 the differential current id with respect to time, which is referred to below for short as differential current limit value igd1. If the first measurement quotient quantity isd is greater than the differential current 20 quotient limit value iqd1, that is to sav relationship (7)

$$isd > igd1$$
 (7)

25 holds true, then the first limit value stage Gs outputs, on the output side, a further actuation signal to an input E3 of the logic circuit L.

Moreover, а second differentiator $^{\mathrm{Dd}}$ is arranged 30 downstream of the first output A1 of the measured value preprocessing device MV, which differentiator generates, at its output, a second measurement quantity idd, which corresponds to the differential quotient of differential current id with respect to time. This second measurement quantity idd is present at an input of a 35 second limit value stage Gd, whose other input is

N

likewise connected to the first transmitter G1. If the second measurement quantity idd is greater than differential current limit value igd1, that is to say if equation (8) below

5

idd > iqdl (8)

holds true, then said second limit value stage Gd outputs an additional actuation signal to an input E4 of the 10 logic circuit L.

By virtue of the additional signals at the inputs E3 and E4, the method according to the invention has already become comparatively secure with regard to undesirable incorrect triggering; however, it can be configured even more securely in terms of its function and with regard to the avoidance of incorrect triggering if a further relationship (9) is taken into account, this being presented below.

20

25

15

$$isd > idd$$
 (9)

In Figure 1, to that end a first comparator K1 provided, which is connected by one of its inputs to the output of the second differentiator Dd and to which the second measurement quantity idd is thus applied; a further input of the first comparator K1 is connected to the output of the first differentiator Ds and therefore has the first measurement quantity isd applied to if. If 30 relationship (9) above is fulfilled, then the first comparator K1 outputs an additional actuation signal to an input E5 of the logic circuit L.

A second comparator K2 is connected by its output to a further input E6 of the logic circuit L, said comparator 35 serving for the evaluation of relationship (10) below.

5

10

15

20

25

30

 $idd > K \cdot isd$ (10)

For this purpose, the second comparator K2 is connected by one input to the output of the second differentiator Dd. A further input of the second comparator K2 is connected to the output of the first differentiator Ds via an evaluation stage U1. If condition (10) is met, then the second comparator K2 outputs an actuation signal to the input E6 of the logic circuit L.

Furthermore, in the exemplary embodiment according to Figure 1, a test circuit P is provided, which connected by its input to the output of the second differentiator Dd and checks whether the second measurement quantity idd is greater than zero. If this is the case, then it outputs a pulse to an input E7 of the logic circuit L. A further input E8 of the logic circuit L is connected to an output of a comparator stage VS. The stabilization current is is applied to one input of said comparator stage, while its other input is connected to a determination device U via a weighting device BE; the stabilization current is is applied to said determination device on the input side and said determination device ascertains the presently smallest value ismin and the largest value ismax of the stabilization current is. If relationship (11) below is fulfilled

0.5 is max < is > KMIN·is min (11)

then the comparison stage VS outputs a signal to the logic circuit L via the input E8.

The logic circuit L additionally has inputs E11, E12, 35 E13, E14 and E15. A first comparator stage V1 is connected to the input E11, which comparator stage, on

the input side, is connected to the output A2 of the measured value preprocessing device MV and a second limit value transmitter G2g. The comparator stage V1 checks whether relationship (12) is complied with:

5

$$is > ish$$
 (12)

If this is the case, then an inhibit signal is output to the input E11.

10

15

The output of a second comparison stage V2 is connected to the input E12; the second comparison stage V2 is connected by one of its inputs, via a translation stage U2 (factor 1/K), to the limit value transmitter G1g for the differential current quotient limit value idg, while the stabilization current is is applied directly to the other input. Consequently, the following condition (13) is checked by means of the second comparison stage V2 using a first reweighted limit value idg/K:

20

is
$$> idg / K$$
 (13)

If this condition and, simultaneously with a second reweighted limit value 1.5*idg, the condition 25 is > 1.5*idg are met, then an inhibit signal occurs at the input E12 of the logic circuit L.

On the input side, a third comparison stage V3 is connected, on the one hand, to the output of the first differentiator Ds and, on the other hand, to the output of the second transmitter G2; on the output side, the third comparator stage V3 is connected to the input E13 of the logic circuit L and outputs to the latter an inhibit signal when the following condition (14) is met:

35

30

$$isd > igd2$$
 (14)

On the input side, a fourth comparison stage V4 is connected, on the one hand, to the further output A2 of the measured value preprocessing device MV via a further translation stage U3 (factor KA) and also, on the other hand, directly to the first output A1 of the measured value preprocessing device MV. On the output side, the fourth comparison stage V4 is connected to an input E14 of the logic circuit L and outputs an inhibit signal to this input if the following relationship (15) is satisfied:

$$id < KA \cdot is$$
 (15)

15 Finally, a comparator device VE checks whether relationships (16) and (17) below are satisfied:

is
$$> 0.5 \cdot is max$$
 (17)

20

25

30

10

For this purpose, on the input side, the comparison device VE is directly connected to the output A2 of the measured value preprocessing device MV; on the output side, the comparison device VE is connected to the input E15 of the logic circuit L. In the comparator device, a calculated comparison value is determined by subtracting a comparison value from the root-mean-square value of the stabilization current isrms. The calculated comparison value is compared with the instantaneous value of the stabilization current is.

As revealed by Figure 2, the logic circuit L arranged downstream of the evaluation device AW has, on the input side, a plurality of AND gates UG1 to UG5, which, on the input side, are connected to the inputs E1 to E14 of the logic circuit in the manner which can be seen from Figure

2. If the first measurement quantity isd is less than the predetermined differential current quotient limit value igd1 and less than the second measurement quantity idd and if, moreover, the second measurement quantity idd does not exceed said limit value and it is smaller than the first measurement quantity isd weighted with the characteristic curve factor k, then an inhibit signal B is generated at the output of the AND element UG5 if the conditions

10

isd > igd2 idd > k·isd

are met and the following simultaneously holds true for 15 the instantaneous value of the stabilization current is:

is > ish

is > idg / k

is > $1.5 \cdot idg$

20 is > im

·25

In this case, im designates a comparison value which is calculated from previous root-mean-square values of the stabilization current is plus a threshold value. The inhibit signal B thus occurs in the case of an external fault with regard to the section E of the power supply system N that is to be monitored.

The inhibit signal B is applied, on the one hand, to a further AND element UG6 and, on the other hand, to a counter Z1 - forming a high-speed stage - at its reset input, so that, when the inhibit signal B occurs and there is a signal at the input E15, a timer ZG is reset and the counter Z1 is also reset. As a result, a further counter Z2 is activated, which acts as a timing stage and, in the event of a counter reading greater than the

count Nz, predetermined by a transmitter GZ2, outputs a signal to an OR element OG via a comparator VZ2 and an additional AND element UG7.

5 The high-speed stage by means of the counter Z1 is activated if it is determined, in a comparator VZ1 connected downstream, that a counter reading which is greater than a predetermined count Ns of a further transmitter GZ1 has been reached in the counter Z1. In this case, Ns is chosen to be considerably smaller than Nz. If the counter reading of the counter Z1 is greater than Ns, the trigger signal A is generated.